[1]
M. Ponnampalam, “Digital Logic Design: Decoder (2-4)”, Informatics, vol. 8, no. 17, Aug. 2022.